

**THIS PAGE IS INSERTED BY OIPE SCANNING  
AND IS NOT PART OF THE OFFICIAL RECORD**

**Best Available Images**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

**BLACK BORDERS**

**TEXT CUT OFF AT TOP, BOTTOM OR SIDES**

**FADED TEXT**

**BLURRY OR ILLEGIBLE TEXT**

**SKEWED/SLANTED IMAGES**

**COLORED PHOTOS HAVE BEEN RENDERED INTO BLACK AND WHITE**

**VERY DARK BLACK AND WHITE PHOTOS**

**UNDECIPHERABLE GRAY SCALE DOCUMENTS**

**IMAGES ARE THE BEST AVAILABLE  
COPY. AS RESCANNING *WILL NOT*  
CORRECT IMAGES, PLEASE DO NOT  
REPORT THE IMAGES TO THE  
PROBLEM IMAGE BOX.**




FIG. 1  
VIDEO DATA RECORDER (VDR)  
PHYSICAL APPEARANCE





FIG. 2  
VIDEO DATA RECORDER






FIG. 4  
VIDEO DATA RECORDER (VDR)  
BLOCK DIAGRAM





FIG. 5  
I.P. DATA RECORDER

FIG. 6  
I.P. DATA RECORDER






FIG. 7  
IPDR INTEGRATION  
WITH FDAMS  
OR EQUIVALENT




FIG. 8

IP BASED FLIGHT  
DATA RECORDER SYSTEM




FIG. 9  
BLOCK DIAGRAM—  
IP LAN TO CONTROLLER




FIG. 10  
BLOCK DIAGRAM—  
DIRECT IP LAN TO MEMORY





FIG. 11  
PROTOCOL CONVERTER

Figs. 16A-16Z



Figs. 17A - 17N




FIG. 12

FIG. 13

SST COMPACT FLASH BLOCK DIAGRAM





FIG 14  
BLACK BOX







FIG. 15

Fig 16A



Memory  
Memory  
Processor Power Boot Logic

MPC855T-66MHz

Fig. 16b




Fig. 16C

MPC855T-66MHz

PROCESSOR CONTROL

MEMORY CONTROL SIGNALS

WE0/BS\_B0/IORD  
WE1/BS\_B1/IOWR  
WE2/BS\_B2/PCOF  
WE3/BS\_B3/PCWE

WE0#/BSB0#  
WE1#/BSB1#  
WE2#/BSB2#  
WE3#/BSB3#

33 OHM, EXB-8V

GPL\_A0/GPL\_B0/CS0  
GPL\_A1/GPL\_B1/CS1  
GPL\_A2/GPL\_B2/CS2  
GPL\_A3/GPL\_B3/CS3

GPL\_A0#  
GPL\_A1#  
GPL\_A2#  
GPL\_A3#  
PROCESSOR  
ADDRESS BUS

A0

ADDR31

ADDR3

A31

ADDR0

CS2

CS2#

CLKOUT

CLOCKOUT

OP3/MODCK2/DSDO  
OP2/MODCK1/STS

MODCK2  
MODCK1

SCH A SH.3

Microchip  
AVANT  
Photo 3550A  
Rev 1.0  
10/18/96

CONTROL PROCESSOR

VSSSYN  
VSSSYN1

MPC855T-66MHz

GND


GND

SCH A SH.4

Microchip  
PIC16F873D12  
Program  
Grounds

Fig. 160

Fig 16E



Microcontroller Analog Precision Power Supply

Fig 16f

CONTROL MICROPROCESSOR

MPC855T-66MHz

PD3/MII_TXD1	PD4/MII_TXD2
PD5/MII_TXD3	PD6/MII_RXDV
PD7/MII_RX_ERR	PD8/MII_RX_CLK
PD9/MII_TXD0	PD10/MII_RXD0
PD11/MII_TX_ER	PD12/L1SYNCB/MII_MDC
PD13/L1TSYNCB/MII_RXD1	PD14/L1RSYNCA/MII_RXD2
PD15/L1TSYNCA/MII_RXD3	MII_CRS
MII_MDIO	MII_TX_EN
MII_COL	IRQ7/MII_TX_CLK

PB23/SMSYN1/SDACK1	
PA15/RXD1	
PA14/TXD1	

PA6/CLK2/TOUT1/BRGCLK1	PA7/CLK1/TIN1/L1RCLKA/BRG01
PA4/CLK4/TOUT2	PA5/CLK3/TIN2/L1TCLKA/BRG
PA2/CLK6/TOUT3/L1RCLK/BRGCLK2	PA3/CLK5/TIN3/BGR0UT3
PA0/CLK8/TOUT4/L1TCLKB	PA1/CLK7/TIN4/BGR04

Control Synchronization


Processor

Memory Address

SCH A SH.6 +


Fig. 166

+



SCH A SH. 7

FIG. 1 C H




SCH A SH.8

Memory Array RAM memory


Processor RAM memory


Memory Array

Memory Address Processor N8M - 16Mbit Memory



SCH A SH.9





**Diagram of Video Encoder Circuits**

**Control & Address**


**Digital Circuits**

**Memory Circuits**

ADD 0 OHM RES TO  
DISABLE FIFO\_RDY  
OMIT TO ENABLE

**SCH B SH.2 (VIDEO ENCODER)**

Fig. 1




نیاز نہیں چکارا جائے

۱۰۰۰ میلیون

~~Constituted the perfects of  
Dicitur propositum~~

## SCH B SH.3 (VIDEO ENCODER)



U21-C  
W99200F





Diagram of the Video Encoder (U21-C) connections to the SDRAM and a logic gate:

- VID[7..0]** (Pin 13) connects to **VID7**.
- VID[6..0]** (Pins 14-20) connect to **VID6**, **VID5**, **VID4**, **VID3**, **VID2**, **VID1**, and **VID0** respectively.
- +3.3V** (Pin 1) connects to **VID7**, **VID6**, **VID5**, **VID4**, **VID3**, **VID2**, **VID1**, **VID0**, **VIDV**, **HS**, **VIHACT**, **HS**, **VIHS**, **VS**, **VIVS**, **27MHZ**, **27MHZ**, **MCLKI**, and **+3.3V**.
- R22** (Pin 2) is a **3.3K** **0.1W** **5%** resistor.
- 30** **ACLK** (Pin 30) connects to **PCM\_SD/FIOF\_RES**.
- 25** **PCM\_WS** (Pin 25) connects to **PCM\_SC**.
- 31** **FIFO\_RD** (Pin 31) connects to **DEC\_WR**.
- 32** **FIFO\_WR** (Pin 32) connects to **DEC\_RD**.
- 37** **DEC\_WR** (Pin 37) connects to **DEC\_ALE**.
- 38** **DEC\_RD** (Pin 38) connects to **DEC\_RESET**.
- +1** **DEC\_ALE** (Pin 39) connects to **DEC\_RESET**.



SCH B SH.4 (VIDEO ENCODER)



Control  
Data


RAM

SCH B SH.5 (VIDEO ENCODER)



SCH B SH.6 (VIDEO ENCODER)


Fig. 1




## CONTINUOUS PROCESSOR BOOT LOGIC

MPC855T-66MHz

16Q  
1



Controller Processor Data Bus



Control Processor Address And Status Bus

FIG. 16S

CONTROL PROCESSOR

VSSSYN  
VSSSYN1

MPC855T-66MHz


GND

GND

SCH B SH.12

Control Processor Grounds

Fig 16.1



Controlled in Proteus  
Point Clacuits

57200 BPS


Processor

Controller

SCH B SH.14

CONTROL MICROPROCESSOR

MPC855T-66MHz



PB23/SMSYN1/SDACK1

PA15/RXD1  
PA14/TXD1

PA7/CLK1/TIN1/L1RCLKA/BRG01

PA5/CLK3/TIN2/L1TCLKA/BRG

PA3/CLK5/TIN3/BGR01/OUT2


PA1/CLK7/TIN4/BGR04

PA6/CLK2/TOUT1/BRGCLK1

PA4/CLK4/TOUT2


PA2/CLK6/TOUT3/L1RCLK/BRGCLK2

PA0/CLK8/TOUT4/L1TCLKB



SCH D ST.15

Computer User Processor Ram



SCH B SH.16

Contron 3500 Non-Volatile Memory

Contron 3500 Non-Volatile Memory

Fig. 15A





Fig. 16 Y




DETECTION  
EVENT INPUT PORTS

CONTROLLER

F

CONTACT CLOSURE OUTPUTS  
(4EA SPDT CHANNELS)

Fig. 16Z




SCH B SH.9

1) Delete sh 14, 15  
 2) make 4x sh's 10,11,12,13  
 (Labeled PCMCIA1..., PCMCIA2...)

MPC855T-66MHz


Fig. 17 A




Block Diagram Processor Data Bus And Timer Base

17/8  
17  
13  
MPC855T-66MHz

PROCESSOR CONTROL



SCH C SH.2



17C

Fig.





Fig. 17D  
+  
1170  
CONTROL MICROPROCESSOR

MPC855T-66MHz




Processor  
~~Processor~~  
Recorder

~~Processor~~


Processor

Recorder

Fig. 17E




17  
F18



SCH C SH.7

Fig. 176




SCH C SH.8

Non-Volatile memory  
Processor ~~Fast~~ ~~Fast~~  
Recorder

17.41


1



PCMCIA Buffer



PC\_Card

Memory




SCH C SH.10

RD/WR#




SCH C SH.12

+



PCMCIA Buffers  
Memory

Neander



SCH C SH.13